	Application No.	Applicant(s)
Notice of Allowability	09/532,411	ZHANG, KEVIN X.
	Examiner	Art Unit
	Jared I. Rutz	2187
The MAILING DATE of this communication apperation apperation allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	ears on the cover sheet with the (OR REMAINS) CLOSED in the or other appropriate communic GHTS. This application is sub-	is application. If not included cation will be mailed in due course. THIS
1. This communication is responsive to <u>11/25/2005</u> .		
2. The allowed claim(s) is/are <u>1-33</u> .		
 3. ☐ Acknowledgment is made of a claim for foreign priority una) ☐ All b) ☐ Some* c) ☐ None of the: 1. ☐ Certified copies of the priority documents have 2. ☐ Certified copies of the priority documents have 3. ☐ Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). 	been received. been received in Application N	No
* Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	of this communication to file a MENT of this application.	reply complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subminformal PATENT APPLICATION (PTO-152) which give	nitted. Note the attached EXAM es reason(s) why the oath or de	INER'S AMENDMENT or NOTICE OF eclaration is deficient.
5. CORRECTED DRAWINGS (as "replacement sheets") must	st be submitted.	
(a) ☐ including changes required by the Notice of Draftspers		PTO-948) attached
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date		u Off value of
(b) including changes required by the attached Examiner Paper No./Mail Date		
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the	the neader according to 37 CFR	1.121(u).
6. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT	osit of BIOLOGICAL MATER FOR THE DEPOSIT OF BIOL	RIAL must be submitted. Note the OGICAL MATERIAL.
 Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/Paper No./Mail Date	6. ☐ Interview Sum Paper No./M 08), 7. ⊠ Examiner's Al	rmal Patent Application (PTO-152) nmary (PTO-413), ail Date mendment/Comment tatement of Reasons for Allowance

Application/Control Number: 09/532,411 Page 2

Art Unit: 2187

DETAILED ACTION

1. Claims 1-33, as amended on 11/25/2005 are pending in the instant application. Applicant's arguments have been carefully and fully considered, and are persuasive. Accordingly, the grounds of rejection presented in the office action dated 5/25/2005 have been withdrawn. This application is now in condition for allowance.

Response to Arguments

- 2. Applicant's arguments, see page 10 lines 11-21, filed 11/25/2005, with respect to claim 1 have been fully considered and are persuasive.
- 3. Claim 1 requires "a pre-decoder coupled with the bit vector replacement circuit to receive a plurality of bit vectors including the second bit vector". The second bit vector is required by claim 1 to be produced by a bit vector replacement circuit. The replacement control circuit of Takase changes the mapping of the cells in the memory but does not "substitute a constant bit vector for the first bit vector, in response to the control signal being in a first state, to produce a second bit vector" the second bit vector being received by a pre-decoder as required by claim 1. The rejection of claims 1-18 has been withdrawn.
- 4. Applicant's arguments, see page 13 lines 11-16, filed 11/25/2005, with respect to claim 19 have been fully considered and are persuasive.
- 5. Claim 19 requires "a bit vector selection circuit on the die to receive a first bit vector and a control signal, and to select a constant bit vector or the first bit vector responsive to the control signal, and to output the selected bit vector as a second bit

Application/Control Number: 09/532,411

Art Unit: 2187

vector" and "a decoder circuit on the die coupled to the bit vector selection circuit to receive a plurality of bit vectors including the second bit vector and to combine a subsequence from each of the plurality of bit vectors to identify a wordline corresponding to the plurality of bit vectors". The decoder circuit of Takase does not "combine a subsequence from each of the plurality of bit vectors to identify a wordline corresponding to the plurality of bit vectors" as required by claim 19. The rejection of claims 19-23 has been withdrawn.

- 6. Applicant's arguments, see page 12 lines 3-9, filed 11/25/2005, with respect to claim 24 have been fully considered and are persuasive.
- 7. Claim 24 requires "means for decoding an address to access a line of the cache memory system responsive to an access request that includes an address represented in a redundant form" and "means for decoding an address to access a line of the cache memory system responsive to an access request that includes an address represented in unsigned binary form". Auslander does not teach or suggest means for decoding an address in a redundant form. The rejection of claim 24 has been withdrawn.
- 8. Applicant's arguments, see page 11 lines 10-14, filed 11/25/2005, with respect to claim 25 have been fully considered and are persuasive.
- 9. Claim 25 as amended requires "identifying at least in part from the second bit vector and from the first bit vector a word line corresponding to the combined first bit vector and second bit vector". This is not taught or suggested by Takase. Accordingly, the rejection of claim 25 has been withdrawn.

Application/Control Number: 09/532,411 Page 4

Art Unit: 2187

Reasons for Allowance

10. Claim 1 recites the limitation "A bit vector selection circuit on the die to receive a first bit vector and a control signal, and to select a constant bit vector or the first bit vector responsive to the control signal, and to output the selected bit vector as a second bit vector". This limitation, in combination with the other limitations of the claim is not taught or suggested by the prior art of record.

- 11. Claim 19 recites the limitation "A bit vector selection circuit on the die to receive a first bit vector and a control signal, and to select a constant bit vector or the first bit vector responsive to the control signal, and to output the selected bit vector as a second bit vector". This limitation, in combination with the other limitations of the claim is not taught or suggested by the prior art of record.
- 12. Claim 24 recites the limitations "Means for decoding an address to access a line of the cache memory system responsive to an access request that includes an address represented in a redundant form" and "means for decoding an address to access a line of the cache memory system responsive to an access request that includes an address represented in unsigned binary form". These limitations in combination are not taught by the prior art of record, and the combination of these decoding means is not suggested by the prior art of record.
- 13. Claim 25 recites the limitations "Setting the second bit vector equal to a constant bit vector if the control signal is in a first state" and "Identifying at least in part from the second bit vector and from the first bit vector a word line corresponding to the combined

Application/Control Number: 09/532,411

Art Unit: 2187

first bit vector and second bit vector". These limitations in combination with the other limitations of the claim are not taught or suggested by the prior art of record.

Examiner's Comment

14. Claims 1-33 have been renumbered as follows:

Original numbering	1-24	25	29-33	26-28
New numbering	1-24	30	25-29	31-33

Conclusion

15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Lynch et al. (US 5,754,819) teach the use of a carry-sum adder to access memory using a redundant form. However, Lynch does not teach or suggest a bit vector replacement circuit as required by claims 1 and 19, means for decoding an address in a redundant form and an unsigned binary form as required by claim 24, or setting the second bit vector equal to a constant bit vector if the control signal is in a first state as required by claim 25.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jared I. Rutz whose telephone number is (571) 272-5535. The examiner can normally be reached on M-F 8:00 AM - 4:00 PM.

Application/Control Number: 09/532,411 Page 6

Art Unit: 2187

. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jared I Rutz Examiner Art Unit 2187

jir

SUPERVISORY PATENT EXAMINER